

# 2QD0108T17-C Gate Driver Core



#### **Features**

## **RoHS**

COMPLIANT

- Dual-channel IGBT gate driver core
- Blocking voltage up to 1700V
- Peak current  $\pm$ 8A, 1W output power per channel
- Up to 6000V isolation voltage
- Direct/half-bridge mode available
- Primary/secondary side undervoltage lockout
- IGBT short-circuit protection integrated
- Soft shut down integrated

KEY PARAMETERS				
Vcc	15V			
V <sub>G</sub>	+15V, -9.5V			
P, MAX	1W			
I <sub>G</sub> , MAX	±8A			
f <sub>S</sub> , MAX	50kHz			
T <sub>A</sub>	-40°C ~85°C			
Isolation Voltage	6000Vac			

# Description

2QD0108T17-C is a medium power, dual-channel compact gate driver core designed for high reliability applications based on the ASIC chipset developed by Bronze Technologies.


2QD0108T17-C can be used for IGBT modules with a blocking voltage up to 1700V. It can be applied to various topologies by adding proper peripheral circuitry.

# **Typical Applications**

- Engergy storage converters
- PV inverters
- Motor Drives
- SMPS
- · Induction Heating



#### **Nomenclature**



# **Block Diagram**

## 2QD0108T17-C Driver Core




Figure 1. Block diagram of the driver core 2QD0108T17-C



# **Recommended Circuitry**




Figure 2. Recommended Circuitry for the Primary Side




Figure 3. Recommended Circuitry for the Secondary Side



# **Pin Designation**

#### P1 Terminal

Pin	Symbol	Description	Pin	Symbol	Description
1	GH1	Gate high channel 1 1)	4	REF1	Set V <sub>CE</sub> detection threshold voltage channel 1 <sup>4)</sup>
2	VE1	Emitter channel 1 2)	5	VCE1	V <sub>CE</sub> sense channel 1 <sup>5)</sup>
3	GL1	Gate low channel 1 3)			

#### P2 Terminal

Pin	Symbol	Description	Pin	Symbol	Description
1	GH2	Gate high channel 2 1)	4	REF2	Set V <sub>CE</sub> detection threshold voltage channel 2 <sup>4)</sup>
2	VE2	Emitter channel 2 2)	5	VCE2	V <sub>CE</sub> sense channel 2 <sup>5)</sup>
3	GL2	Gate low channel 2 <sup>3)</sup>			

Note: 1) Gate high pin is connected to the external turn-on resistor R<sub>GONX</sub>. It is pulled to VISOx for ON state and becomes high impedance for OFF state .

- 2) Connecting to blocking capacitor and emitter of the power device.
- 3) Gate low pin is connected to the external turn-off resistor R<sub>GOFFx</sub>. It is pulled to COMx for OFF state and becomes high impedance for ON state.
- 4) Threshold voltage setting pin for the internal desaturation detection comparator of the driver. For details, see the section "IGBT Short-Circuit Protection".
- 5) The desaturation detection pin of the driver. For details, see the section "IGBT Short-Circuit Protection".

#### P3 Terminal

Pin	Symbol	Description	Pin	Symbol	Description
1	GND	Ground	5	ТВ	Set blocking time
2	IN1	Signal input channel 1	6	SO2	Status output channel 2
3	IN2	Signal input channel 2	7	SO1	Status output channel 1
4	VCC	Supply voltage +15V 1)	8	MOD	Mode selection (direct/half-bridge mode)

Note: 1) A stable 15V DC power supply is recommended. Be sure to have enough blocking capacitors to avoid voltage dips.




Figure 4. 2QD0108T17-C Pin Layout



# **Specifications**

## **Absolute Maximum Ratings**

PARAMETER	REMARKS	MIN	MAX	UNIT
Supply voltage V <sub>CC</sub>	VCC to GND	0	15.5	V
Logic input and output voltages	Primary side, to GND	0	VCC	V
Output power per channel	Operating termperature ≤ 85° C		1	W
Gate peak current 1)		-8	8	А
External gate resistance	turn on and turn off	2		Ω
IGBT gate charge			6.3	μC
DC-link voltage			1700	V
Average supply current <sup>2)</sup>			360	mA
Switching frequency			50	kHz
Operating temperature T <sub>A</sub>		-40	85	°C
Storage temperature T <sub>S</sub>		-40	85	

Note: 1. It is an absolute value and only valid for short pulses.

<sup>2.</sup> The average current may exceed the specified maximum value during transient (e.g. power supply start up). This short overload is allowed as long as the temperature rise after the transient does not exceed the thermal limitation.



#### Power supply and monitoring

Ambient temperature T<sub>A</sub>=25° C, V<sub>CC</sub>=15V, unless otherwise specified, tested along with the standard peripheral circuitry.

PARAMETER	1	TEST CONDITONS	MIN	TYP	MAX	UNIT	
Supply voltage V <sub>CC</sub>		VCC to GND	14.5	15	15.5	V	
Quiescent current I <sub>CCQ</sub>		No load, f <sub>SW</sub> =0Hz		30			
		No load, f <sub>SW</sub> =5kHz, 50% duty cycle		42			
Supply current lcc		No load, fsw=10kHz, 50% duty cycle		46		mA	
зирріу сипенсісс		Load capacitance 100nF, f <sub>SW</sub> =10kHz, 50% duty cycle		135			
Secondary-side full voltage V <sub>CCO</sub>		VISOx to COMx, no load	22.5	24.5	26.5		
Secondary-side positive voltage V+		VISOx to VEx	14	15	16	V	
Secondary-side negative voltage	V-	COMx to VEx, no load	-10.5	-9.5	-8.5		
Primary side supply	Set fault V <sub>CCUV+</sub>	VCC-GND		12.2			
UVLO threshold Voltage <sup>1)</sup>	Clear fault V <sub>CCUVR+</sub>	VCC-GND	13.2				
Secondary side positive supply	Set fault V <sub>UV+</sub>	12			V		
UVLO threshold voltage <sup>1)</sup>	Clear fault V <sub>UVR+</sub>	VISOx-VEx	12.4			V	
Secondary side negative supply UVLO threshold voltage <sup>1)</sup>	Set fault V <sub>UV-</sub>	VEV COMV		4.4			
	Clear fault Vuvr-	- VEx-COMx		4.5			
Note: 1. See the section "Power Supp	oly and Monitoring" for	timing diagram of the UVLO.					

#### **Logic Input and Output**

Ambient temperature T<sub>A</sub>=25° C, V<sub>CC</sub>=15V, unless otherwise specified, tested along with the standard peripheral circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Input bias current I <sub>IN</sub>		$V_{IN} > 3V$		180		μΑ	
IN1, IN2	Turn-on threshold V <sub>INH</sub>		2.4	2.6	2.8	\/	
Input voltage V <sub>IN</sub>	Turn-off threshold V <sub>INL</sub>		1.1	1.3	1.5	V	
Mode selection resistor 1)	Direct mode	MOD shorted to GND		0			
Mode selection resistor 17	Half-bridge mode	MOD connected to GND via a resistor	72	150	182	kΩ	
Blocking time setting resistor R <sub>TB</sub> <sup>2)</sup>			75	150	185		
SO output voltage V <sub>SO 3</sub> )	Normal state	R <sub>SOx</sub> =4.7kΩ pulled up to VCC		15		V	
	Blocking state	I <sub>SOx</sub> < 20mA			0.7	V	

Note: 1. Mode selection and dead time configuration resistor. For details, see the section "Transmission Logic and Mode Selection".

- 2. The Blocking time configuration resistor. For details, see the section "Setting Blocking Time".
- 3. SOx ouputs have open-drain transistors, users need to add the pull-up resistor  $R_{SOx}$  externally. For more details see the section "Status Output Signal".



#### **Gate Drive Output**

Ambient temperature T<sub>A</sub>=25° C, V<sub>CC</sub>=15V, unless otherwise specified, tested along with the standard peripheral circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Gate output voltage	ON-State, V <sub>GHx</sub> , GHx to Ex	Any load condition		15		
	OFF State Val. Clyte Fy	No load		-9.5		V
	OFF-State, V <sub>GLx</sub> , GLx to Ex	Output power 1W		-8.9		
Cata poal current la	Source current	Vcc=15V, Rgon=2.5 $\Omega$ , Rgoff=2.5 $\Omega$ ,			8	А
Gate peak current I <sub>G peak</sub>	Sink current	load capacitance 100nF	-8			A
Blocking capacitance for V+		VISOx to VEx		9.4		
Blocking capacitance for	V-	COMx to VEx		9.4		μF

#### **Short Circut Protection**

Ambient temperature T<sub>A</sub>=25° C, unless otherwise specified, tested along with the standard peripheral circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current through pin REFx (internal current source)	R <sub>REF</sub> <70kΩ		150		μΑ
Blocking time t <sub>B</sub> 1)	R <sub>TB</sub> =150kΩ		95		ms
	TB shorted to ground		10		μs
Minimum response time 2)	$C_{Ax}$ =0, $R_{REF}$ =43 $k\Omega$ , $R_{Ax}$ =120 $k\Omega$ , $R_{VCEx}$ =1.8 $M\Omega$		1.2		μs
Transmission delay of fault state tso 3)	V <sub>CC</sub> =15V, secondary-side short-circuit protection action to fault status output		600		ns
Soft shut down t <sub>SOFT</sub> 4)	V <sub>G</sub> drops to 0V		2	·	μs

Note: 1. For other blocking time configurations, see the section "Setting Blocking Time".

- 2. The resistor detection method is used for test. R<sub>Ax</sub>/C<sub>Ax</sub> are on the external mother board. For response time configuration, see the section "IGBT Short Circuit Protection".
- 3. Propagation delay time is from the secondary-side protection action to the primary-side SOx pin pulled down.
- 4. See the section "Soft Shut Down".



### **Timing Characteristics**

Ambient temperature T<sub>A</sub>=25° C, unless otherwise specified, tested along with the standard peripheral circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Dramagation dalay (1) 3)	Turn-on delay t <sub>d(on)</sub>	$V_{CC}=15V$ , $R_{MOD}=0\Omega$ ,		200		
Propagation delay 1) 3)	Turn-off delay t <sub>d(off)</sub>	$R_{GON}$ =2.5 $\Omega$ , $R_{GOFF}$ =2.5 $\Omega$ , no load		200		
Jitter of turn-on delay			±8			
Jitter of turn-off delay		, ,	±8			ns
Output rise time t <sub>r 2) 3)</sub>		$R_{\text{ON}}=2.5\Omega$ , $R_{\text{GOFF}}=2.5\Omega$ , no load		60		
Output fall time t <sub>f</sub> <sup>2) 3)</sup>				15		
Dead time DT		Half bridge made D = 150k0	2.8	3	3.2	μs
Jitter of dead time		Half-bridge mode, R <sub>MOD</sub> =150kΩ	±10			ns

- Note: 1. The delay time is measured between 50% of the input signal and 10% (90%) voltage swing of V<sub>GHx</sub> (V<sub>GLx</sub>). The delay time is independent of the output load.
  - 2. Output rise (fall) time is measured at GH (GL) at the driver side of the gate resistor  $R_{GONx}(R_{GOFFx})$  between the 10% and 90% of the nominal voltage swing. The time constant of the output load capacitance in conjunction with the present gate resistors leads to an additional delay at the load side of the gate resistors.
  - 3. The voltage swing is the diffrerence between the output voltage at ON and OFF state on the GH or GL pins, referred to Ex.

#### **Electrical Isolation**

Ambient temperature T<sub>A</sub>=25° C, tested along with the standard peripheral circuity.

PARAMETER		VALUE	UNIT
Isolation Voltage (FOLI- 1min DMC value)	Primary to Secondary side	6000	V
Isolation Voltage (50Hz, 1min, RMS value)	Secondary to Secondary side	4800	V
Primary to secondary side 1)	Coupling capacitance	10	pF
	Clearance distance	13.2	mm
	Creepage distance	13.2	mm
	Coupling capacitance	8.5	pF
Secondary to secondary side 1)	Clearance distance	5	
	Creepage distance	8.5	mm



#### **EMC**

Ambient temperature  $T_A$ =25° C, tested along with the standard peripheral circuity.

PARAMETER		VALUE	UNIT
ESD immunity (IEC 61000-4-2)	Contact discharge	±4	
	Air discharge	±8	kV
Electrical fast transient/burst immunity 1)	±3		
Impulse magnetic field immunity (IEC 61000-4-9)		±2000	A/m
Note: 1. Tested on power ports.			

# **Ordering Information**

Part Number	IGBT Voltage	Pin Length
2QD0108T17-C-A0	< 1700V	3mm
2QD0108T17-C-A1	~1700V	5.5mm



## **Function Description**

#### **Power Supply and Monitoring**

The DC/DC converter of the driver provides galvanic isolation between primary side power supply and secondary side gate driving circuitry.

Supply voltage monitoring and undervoltage lockout is deployed for the primary-side and two secondary-sides of the DC/DC converter for undervoltage lockout (UVLO). Note: A stable primary side supply voltage is required.




Figure 5. Power Supply Circuitry

#### Primary Side Supply Monitoring:

The supply voltage  $V_{CC}$  is monitored on the primary-side for undervoltage lockout. When  $V_{CC}$  drops to the UVLO set fault threshold  $V_{CCUV+}$ , UVLO is triggered, two secondary-side gate drive outputs are locked in off state which keeps the IGBT off. Meanwhile, the fault signals SO1 and SO2 are pulled down.

When  $V_{CC}$  returns to the UVLO clear fault threshold  $V_{CCUVR+}$ , the driver continues to maintain the lockout state for a period  $t_B$ , then exits the lockout state and pulls up fault signals SOx.




Figure 6. Primary-Side UVLO Logic

#### Secondary Side Supply Monitoring:

The secondary power supply voltage is also monitored to ensure a safe IGBT switching. To demonstrate the behavior of the secondary side UVLO, a scenario is considered in below where the primary side supply voltage V<sub>CC</sub> decreases from the nominal value towards zero:

1) At first the positive voltage V+ (VISO to VE) is held constant on the nominal value, while the negative voltage V- (COM to VE) deviates from the nominal value towards zero along with the decreasing V<sub>CC</sub>.

- 2) As soon as V- reaches -5V, V- is held constant and V+ starts to fall towards zero if  $V_{CC}$  further collapses.
- 3) When V+ reaches the set fault threshold  $V_{UV+}$ , UVLO protection is initiated. The IGBT is turned off and held in off state, meanwhile a set fault signal is transmitted to the primary side and asserts SOx pin immediately.
- 4) The counting of  $t_B$  starts when a UV fault is detected. This is different from the primary side supply voltage monitoring, where the counting of  $t_B$  starts after UV fault is cleared. If a new fault is detected before  $t_B$  of the previous fault elapses,  $t_B$  is recounted from the new fault.
- 5) When  $V_{CC}$  rises again, the driver firstly restores V+. As soon as V+ reaches the threshold  $V_{UVR+}$ , a clear fault signal is transmitted to the primary side and SOx is resumed after t<sub>B</sub> elapses.
- 6) If V+ further increases and reaches its nominal value, V+ is held constant and V- starts to recover towards its nominal value.

Please note that in the scenario described above only the thresholds V<sub>UV+</sub> and V<sub>UVR+</sub> are used. If V- supply experiences certain transients such as an overload and it decreases, the thresholds V<sub>UV-</sub> and V<sub>UVR-</sub> will also be used to initiate a UVLO.




Figure 7. Secondary-Side UVLO Logic

#### **Transmission Logic and Mode Selection**

The driver can operate in direct or half-bridge mode. Operating mode of the driver can be configured by the MOD pin connection.

#### Direct Mode:

If the MOD pin is shorted to ground, direct mode is selected and the two channels are independent. Input IN1 corresponds to Channel 1, while input IN2 corresponds to Channel 2. A logic high turns on the corresponding IGBT, while a logic low turns it off.

Note: In direct mode, make sure to add a proper dead time in the input signal to avoid shoot-through of the two switches in a bridge.






Figure 8. Transmission Logic in Direct Mode

#### Half-Bridge Mode:

If the MOD pin is connected to ground via a resistor, the driver operates in half-bridge mode. In this mode, IN1 serves as PWM signal and IN2 as enabling signal.

When IN2 is low, both channels are locked in off state. If IN2 is high, both channels are enabled. The gate output signals of both channels are determined by IN1. At the transition of IN1 from low to high, the gate output of Channel 2 is turned off immediately. After a dead time DT elapses, the gate output of Channel 1 is turned on. At the transition of IN1 from high to low, the gate output of Channel 1 is turned off immediately. After the dead time DT elapses, the gate output of Channel 2 is turned on.

The dead time is set by an external resistor  $R_{\text{MOD}}$  connected between MOD pin and GND. The following formula defines the relationship between  $R_{\text{MOD}}$  and the dead time DT:

# $R_{MOD} \, [k\Omega] = 30*DT [\mu s] + 53.6$ $0.613 \mu s < DT < 4.28 \mu s, 72 k\Omega < R_{MOD} < 182 k\Omega$

When  $R_{MOD}=150k\Omega$ , the dead time DT is 3.2us.




Figure 9. Transmission Logic in Half-bridge Mode

## **Status Output Signal**

The output SOx has open-drain transistor.In no fault condition,  $Q_{SO}$  turns off, and the outputs SOx have high impedance.

In fault condition, the corresponding SOx is pulled to ground. In a fault condition, the maximum SOx current must not exceed 20mA.

SO1 and SO2 can be connected together to provide protection information of the entire driver. However, for fast and precise fault diagnosis, it is recommended to detect the information independently.




Figure 10. Block Diagram and Recommended Circuit of Status Signal Output

#### **Setting Blocking Time**

When fault is cleared after the driver enters locked-out state, SOx signal resumed to normal state after a blocking period  $t_B$  elapses.  $t_B$  can be set by an external resistor  $R_{TB}$  between TB pin and GND.

Note: TB pin cannot be left open. The following formula describes the relationship between  $t_{B}$  and  $R_{TB}$  (at typical values)

# $$\begin{split} R_{TB}[k\Omega] = & t_B[ms] + 55 \\ (75k\Omega \leqslant R_{TB} \leqslant 185k\Omega, 20ms \leqslant t_B \leqslant 130ms) \end{split}$$

Note:  $R_{TB}$  should not be smaller than  $75k\Omega$  so that the blocking time  $t_B$  cannot be shorter than 20ms, otherwise the blocking time  $t_B$  will be inaccurate and unstable. If TB pin is shorted to ground,  $t_B$  is fixed to 10us.

It is recommended to connect the TB pin with a  $150 k\Omega$  resistor to ground which results in a  $t_B$  of 95ms.




Figure 11. Blocking Time Configuration

#### **IGBT Turn-On and Turn-Off**

To turn on the IGBT,  $Q_{ON}$  inside the ASIC of the driver is turned on and  $Q_{OFF}$  is turned off. The gate resistor  $R_{GON}$  is pulled up to charge the gate and the IGBT is turned on.

To turn off the IGBT,  $Q_{\text{OFF}}$  inside the ASIC of the driver is turned on and  $Q_{\text{ON}}$  is turned off. The gate resistor  $R_{\text{GOFF}}$  is pulled to COMx to discharge the gate and the IGBT is turned off.






Figure 12. Gate Drive Output Circuitry

### **Active Clamping**

Fast IGBT turn-off may lead to voltage spikes, which is critical when DC-link voltage and load current are high. Voltage spikes can cause damage to the IGBT. The turn-off voltage spike is mainly correlated to the stray inductance Ls and the slew rate of the IGBT turn-off current di/dt. By adjusting the turn-off gate resistor RGOFF, di/dt can be reduced and the voltage overshoot is reduced. However, the impact of Ls is inevitable. It can be more pronounced under high current in short circuit or overload. The driver can be equipped with active clamping function to effectively prevent the overvoltage damage on IGBT.

A feedback path from the IGBT collector to the gate is established using transient voltage suppressor devices (TVS). When the  $V_{CE}$  peak voltage exceeds the breakdown threshold, the TVS chain will break through and the current through it will charge the IGBT gate, which turns on the IGBT partially and suppresses the excessive  $V_{CE}$  of the IGBT.




Figure 13. Recommended Circuitry for Active Clamping

#### **IGBT Short-Circuit Protection**

The  $V_{CE}$  detection circuitry is used for IGBT short-circuit protection. The detection of two channels are independent from each other. The short-circuit detection is only valid when the IGBT is turned on. When the IGBT is in off state, the input signal turns on  $Q_{CEX}$  and clamps VCEx to COMx. In this case, the comparator outputs logic low.

The threshold of comparator is set by external resistors  $R_{\text{REFx}}$  connected to REFx pin. Inside REFx pin there a built-

in current source of 150uA, an external resistor R<sub>REFx</sub>  $68k\Omega$  configures a threshold voltage of 10.2V for the short circuit detection.




Figure 14. Block Diagram and Recommended Circuitry for Short-Circuit Protection

#### Normal Turn-On:

When the logic input will turn on the IGBT,  $Q_{CE}$  is firstly turned off and releases the clamping of VCEx. At this moment, IGBT is still in off state and  $V_{CE}$  is high.  $C_{AX}$  capacitor is charged through the resistor chain composed of  $R_{VCEX}$  and  $R_{AX}$ ,  $V_{CEX}$  rises. Then the IGBT is turned on,  $V_{CE}$  quickly drops to saturation voltage  $V_{CE-SAT}$  and VCEX reaches  $V_{CE-SAT}$ .

The response time is the time interval between turnon of the IGBT and the collector voltage is started to be measured, within the response time,  $V_{CE}$  is deactivated. The response time can be determined by configuring the capacitor  $C_{Ax}$  following the table in below ( $R_{VCEx}$ = 1.8M $\Omega$ ,  $R_{Ax}$ =120k $\Omega$ , DC link voltage >550V).

Table 1. Typical response time under different  $C_{Ax}$  and  $R_{REFx}$ 

C <sub>Ax</sub> [pF]	R <sub>REFx</sub> [kΩ] / V <sub>REFx</sub> [V]	Response time [μs]
0	43/6.45	1.2
15	43/6.45	3.2
22	43/6.45	4.2
33	43/6.45	5.8
47	43/6.45	7.8
0	68/10.2	1.5
15	68/10.2	4.9
22	68/10.2	6.5
33	68/10.2	8.9
47	68/10.2	12.2

Be sure to configure a response time that is shorter than the maximum allowed short-circuit duration of the IGBT. As  $V_{\text{CE-SAT}}$  is significantly lower than the protection threshold  $V_{\text{REF}}$ , the comparator does not flip over and the protection is not initiated.






Figure 15. VCEx Signal Waveform at Normal Turn-On

#### Class I Short-Circuit Protection:

When Class I short circuit (bridge shoot-through) occurs, due to the rapid increase of the short cirucit current, the IGBT desaturates and result in rapidly increased  $V_{\text{CE}}$ .  $C_{\text{Ax}}$  is charged and VCEx rises until it is clamped at VISOx. During this process, VCEx exceeds  $V_{\text{REF}}$  and the comparator's output flips, which consequently triggers the short-circuit protection.

The short-circuit protection logic turns off the IGBT immediately to ensure its safety. At the same time, set fault signal is sent to the primary side to pull down the SOx pin, so as to alert a fault state. The channel is locked in fault state for a period  $t_{\rm B}$  before recovering to the normal state. The protection circuits of the two channels are independent from each other. Therefore, when short-circuit protection is initiated on one channel, the other channel remains operating normally. It is recommended to check the SOx signal timely and activate system lockout when necessary.




Figure 16. Logic of Class I Short-Circuit Protection

#### Class II Short-Circuit Protection:

When a Class II short circuit (e.g. phase to phase short circuit) occurs, the current ramps up slowly as the short circuit impedance is relatively high. The IGBT still enters saturation state normally. As the short-circuit current increases, VCE increases gradually until it exceeds the protection threshold, then the driver initiate short-circuit protection. The response time in Class II short-circuit protection is longer than that of Class I.

In another case, If bridge shoot-through occurs under low DC-link voltage, the short circuit current is low and also resulting in increased protection response time.




Figure 17. Logic of Class II Short-Circuit Protection

Note: When a Class II short circuit occurs, the short circuit impedance varies greatly, which leads to uncertain timing of IGBT desaturation. Therefore, before the protection is initiated, the IGBT may have been already damaged by a considerable sum of heat accumulated. In this case, the driver's short-circuit protection cannot guarantee the intactness of the IGBT. Extra overcurrent protection measures have to be introduced.

#### **Soft Shut Down**

Due to the stray inductance, excessive voltage spikes are generated when the short-circuit of IGBT is turned off. In order to suppress voltage spikes without affecting the speed of turn-off during normal operating, it is necessary to deploy soft shut down function.

The secondary-side ASIC chip on the secondary-side of the driver has an embedded shut down function. When fault condition is detected, soft shut down function is activate to protect the IGBT.



The mechanism is described below:

- 1) When fault is detected (short circuit or undervoltage), the  $Q_{ON}$  is turned off immediately by the protection function, while  $Q_{OFF}$  remains off, thus the gate voltage of the IGBT is unchanged.
- 2) An internally generated voltage reference  $V_{REF\_SSD}$  drops with a pre-defined slope. As the gate votlage is unchanged, there is a difference between  $V_{GH}$  and  $V_{REF\_SSD}$ , thus the hysteresis comparator generates a positive output.
- 3) The  $Q_{OFF}$  is turned on by the comparator output, the gate voltage and  $V_{GH}$  gradually drop. When  $V_{GH}$  drops too fast, so that  $V_{GH}$  becomes lower than  $V_{REF\_SDD}$ ,  $Q_{OFF}$  is turned off untill  $V_{REF\_SDD}$  falls below  $V_{GH}$ . The aforementioned process is repeated.

4) In this way, the gate voltage drops with the same trend as  $V_{REF\_SDD}$  to ensure soft shut down. The soft shut down period is fixed at 2.0 us. When gate voltage drops to 0V,  $Q_{OFF}$  is kept on to pull  $V_{GL}$  directly to COMx.




Figure 18. Soft Shut Down



## **Mechanical Dimensions**




Figure 19. Mechanical drawing of 2QD0108T17-C

Note: 1)Legend unit: mm.

2) The margin tolerance conforms with the ISO 2768-1.

3)The primary side and secondary side pin grid is 2.54mm with a pin cross section of 0.64mmx0.64mm. Recommended diameter of solder pads is 2mm and diameter of drill holes is 1mm.





# **Revision History**

REVISION	NOTES	DATE
V1.0	Initial release	09-Mar-2019
V1.1	The content updated	19-Mar-2019
V1.2	The manual version updated	27-Jun-2019
V1.3	The system block diagrams updated	04-Sep-2019
V1.4	The manual template updated, and the content standardized	20-Aug-2021
V1.5	Part of parameter updated, Active Clamping function increasd	07-Mar-2023
V1.6	Part of parameters, figures and function descriptions updated	05-May-2023



#### **Precautions**

- All operations on the IGBT module and driver shall conform with the electrostatic-sensitive device (ESD) protection requirements stipulated in IEC 60747-1/IX or EN100015.
- To protect ESDs, IGBT module and driver operation, including the operation sites and tools, must conform with these standards.



## The IGBT and driver may be damaged due to negligence in ESD protection.

- Before powering on the driver, make sure that the driver and control board are connected correctly, without empty connection, false connection, or false soldering.
- After the driver is installed, its surface voltage to the ground may exceed the safety voltage. Therefore, do not touch it with bare hands.



Operations may involve life hazards. Be sure to follow the corresponding safety protocols!

## **DISCLAIMER**

The technologies and reliability data (including datasheets), design resources (including 3D models, structure diagrams, and AD models), application notes, application programs, and other design recommendations, tools, safety information and resources provided by Bronze Technologies do not constitute any guarantees, implicit or explicit, on the delivery, function, specific usage, applicability, or no infringement on a third party's intellectual property rights.

These resources are intended for engineers specialized in product development upon Bronze Technologies products, who are fully responsible for:

- 1) Choosing appropriate Bronze Technologies products for your products;
- 2) Design, verification, and testing of your products;
- 3) Ensuring that your products meet applicable requirements.

The data, documents, and resources are subject to regular updates without notification. Please visit BronzeTechnologies'website <a href="www.qtjtec.com">www.qtjtec.com</a> or WeChat official account for the latest resources.

You are authorized to use the resources only when you use the corresponding Bronze Technologies products, and however are prohibited from replicating or demonstrating these resources in other means. These resources do not constitute authorization of intellectual property rights of Bronze Technologies or a third party to any party.

Bronze Technologies assumes no liability in any claims, damages, losses, or costs incurred during your use of these resources and is entitled to recovery of losses caused by infringement of intellectual property rights.

#### **Bronze Tech Group | Shenzhen Bronze Technologies Ltd.**

Website: www.qtjtec.com

Technical Support Tel.: +86 0755 33379866 Technical Support Email: support@qtjtec.com



Scan QR code to enter Bronze website.